Makes sense. 4 cores per ccx, and 8 cores per ccd is likely a trade-off between higher speed local access between cores (and shared local cache), and complexity of inter-core/inter-ccd connectivity.
Given we’ve been on 4 cores forever, 4 cores is probably appropriate (from an existing software performance perspective) to group together in a building block that is well connected together.